Abstract: Multiplier is an important building block in the design of digital circuits. Multiplier is widely used in
I. Introduction
Performance of the circuit depends on the performance of the small parts of the circuit. So it is a very difficult and challenging task the designer to design high performance circuit. There are many different parameters that are considered in the performance of the circuit like area, power dissipation, propagation delay etc. Compact area, low power dissipation and high speed are main concern of any circuit designer. A multiplier consist three stages first is generation of partial products then addition of these partial product and then final stage of addition. This paper aim at reduction of power consumption and latency of 8x8 Wallace tree multiplier. This is accomplished by the use of small circuits like half adder, Full adder, 4:2 compressor, 5:2 compressor. Basically two unsigned integers are multiplied by Wallace tree multiplier. A Wallace tree multiplier uses an AND array for computing partial products and carry save adder for adding these partial products and carry propagate adder in the final stage.
II. BASIC MULTIPLICATION PROCESS
In the multiplication of two binary digits, first digit is called multiplicand and the second one is multiplier. The multiplication process consist partial product of multiplicand and multiplier in first step. In the partial product row if the multiplier bit is "0" then the multiplication result will be zero and if the multiplier bit is "1" then the multiplication result will be same as multiplicand. After generation of partial product next step of multiplication is addition [1] . Block diagram of M-Bit Multiplicand and N-Bit Multiplier is shown in figure 1. 
III. TYPES OF MULTIPLIER
Based on different algorithm there are different types of multipliers, in different algorithm there are different methods to produce partial product generation and partial product addition. The motives of all circuit designers to design the multiplier which provide high speed, regularity of layout, compact area, reduce latency. 
Wallace Tree Multiplier
The speed of multiplier is depends on the total time taken for summation of partial products. Wallace tree multiplier is faster than Array multiplier. Scientist Chris Wallace in 1964 introduced an easy and simple way of summing the partial product bits in the parallel using the tree of the Carry Save Adders which is known as "Wallace Tree" [2] . Wallace tree multiplier uses carry save addition algorithm. A typical Wallace tree architecture is shown in figure 2. Wallace multiplier includes some steps to multiply two numbers .The first step is formation of the bit products. Then carry save adder reduces bit product matrix into two row matrix. After that the remaining two rows are summed by using the fast carry propagate adder to produce the final result [3] . Some advantages and disadvantages of Wallace tree multiplier are given below: 
4-Bit Multiplier
After designing of 2-Bit multiplier, 4 bit multiplier also designed. In 4 -Bit Multiplier, the multiplicand has 4 bits and multiplier also has 4 bits. A 4-Bit multiplier circuit consist AND array and half adder and Full adder [4] . 4-bit multiplier is also designed using wallace tree method as shown in figure 5 . DOI: 10.9790/4200-0704015762 www.iosrjournals.org 60 | Page 
8-Bit Multiplier 8-Bit Multiplier based on Wallace
Tree is more efficient in terms of power and regularity with low latency and area. Wallace method used three steps to multiply two numbers. These steps are given below:  Formation of the bit products.  Bit product matrix is "reduced" into two row matrix by using the carry-save adder (also called 3:2 counters). The remaining two rows are summed by using the fast carry-propagate adder to produce the final product. 8x8 Bit multiplier using Wallace tree circuit consist AND array And also consist Half adder, Full Adder, 4:2 Compressor, 5:2 Compressor. AND gates are used for the generation of partial products in the parallel. Furthermore, the addition of the partial products is done using the Wallace tree, which is hierarchal, divided into levels [5] . There will be a reduction in power consumption, since the power is provided only to level that is involved in the computation. Schematic diagram of GDI based 8 x 8 multiplier is shown in figure 6 . DOI: 10.9790/4200-0704015762 www.iosrjournals.org 61 | Page 
V. Conclusion
The GDI based Wallace tree multiplier occupies smaller area compare to conventional Wallace Tree Multiplier. CMOS based multiplier use 1488 transistors in the designing of 8-Bit Wallace tree multiplier while GDI based multiplier use 912 transistors in the designing of 8-Bit Wallace tree multiplier. Power dissipation and delay of GDI and CMOS based Wallace tree multiplier at 1.8 V power supply is 8.8 mW & 9.6 mW and 0.02nS and 0.17 nS respectively. Thus the result shows that the GDI based Wallace tree multiplier is performing best as compare to CMOS based multiplier.
